

REMARKS

Reconsideration of this application as amended, is respectfully requested.

I. Status of the Claims

Claims 1-24 and 38 has been cancelled.

Claims 25-31, 33, 37, 39, 41, 43-45 and 47-48 have been amended. The amendments do not add new matter.

Claim 51 has been added.

Claims 25-37 and 39-51 are pending in this application.

II. Acknowledgment of allowable subject matter

Applicants' Attorneys would like to thank the Examiner for the acknowledgment of allowable subject matter in claims 26, 29-32 and 38.

III. Status of the Drawings

a. Objections under 37 C.F.R. 1.83(a)

The Examiner states that the feature of "third power switch transistor is a p MOS field effect transistor" of claim 32 and "a control unit" of claim 38 must be shown or the feature(s) canceled from the claim(s). Applicants have amended FIGS. 6 and 8 to properly show third power switch transistor 602 as a p-MOS power switch transistor, as recited on page 30, last paragraph of the specification. Claim 38 has been cancelled.

Applicants respectfully traverse the above rejection. Applicants direct the Examiner to page 10, lines 5-10 of the specification which recites “*a common power switch transistor may be provided for the flip-flop of the circuit arrangement and at least one additional flip-flop. In other words, the power switch transistor according to the invention may be formed jointly for a plurality of flip-flops, thereby reducing the area requirement of the circuit arrangement*”. Also, “*although only a single flip-flop subcircuit 301 is shown in Figure 3, the power switch subcircuit 301 may be shared by a plurality of flip-flop subcircuits 301 and/or by a plurality of pulse generator subcircuits 302.*” See, specification, page 24, lines 11-13. Applicants have added drawing figure 12 illustrating the above feature in block diagram form. No new matter has been added and support for figure 12 can be found on page 10, lines 5-10 and page 24, lines 11-13 of the specification (recited above).

Regarding the Examiner's reference to a flip flop consisting of transistors 309, 310, 315 and 316, Applicants respectfully point out that the transistors 309, 310, 315 and 316 do not function as a flip-flop circuit due to the fact that the clock input 305 controls the transistors 307 and 308 such that when the clock signal CLK goes low, the PMOS transistors 307 and 308 are turned on, thereby putting the node signal /S and /R, respectively, to the VDDL potential. Thus, there is no permanent non-volatile storage of data provided by the four transistors 309, 310, 315 and 316. As discussed in more detail in the specification, these transistors serve for stabilization of the signal and thus function as a pulse generator circuit for generating the flip-flop input signal.

Regarding claims 31, 37, 41, 43-45, 47 and 48 Applicants have amended the claims for correct antecedent basis.

VI. Rejections Under 35 U.S.C. § 102(b)

Claims 24-25 and 27-28 stand rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 5,583,457 to Horiguchi et al. (hereinafter “Horiguchi”).

Regarding claims 24-25 and 27-28, the Examiner states that Horiguchi discloses a circuit arrangement (See Figure 29) comprising a flip flop (LH) having a plurality of storage transistors with a threshold voltage of a first value (high threshold); a first power switch transistor (MP1, MN1) having a second threshold voltage (high threshold), wherein an application of a predetermined electrical potential (CK, CKB) to the first power switch transistor’s gate terminal brings the circuit arrangement to an operating state (standby mode) in which if at least one supply voltage is switched off, electric charge carriers (leakage current) contained in the circuit arrangement are prevented from discharging from the circuit arrangement; and a plurality of switching transistors (MP2, MN2), having a threshold voltage of a third value, provided between the flip flop and the first power switch transistor, for coupling the flip flop input signal (IN) into the flip flop, wherein the magnitude of the first and/or second value is greater than the magnitude of the third value (high threshold voltage is larger than the low threshold voltage).

Applicants have amended claim 29 into independent form by incorporating all the limitations of claim 24 in claim 29. Applicants have amended all dependent claims to depend from claim 29 and canceled claim 24. Claim 29 has been found allowable (see paragraph 14 of the official action) and therefore claims 25-28, 30-37 and 39-50, as amended, are also allowable.

Applicants note that the term “each” in claim 29, line 13 has been replaced with “at least one.” Applicants respectfully state that this amendment does not adversely effect the allowability of the claim 29.

Additionally, Applicants have added new claim 51 incorporating all the limitations cancelled in claim 24 and pending claims 26 and 33. Applicants respectfully state that Claim 26 has been found allowable and therefore claim 51 is also allowable.

Claims 24-25, 27-28, 33-37, 45-46 and 49-50 stand rejected under 35 U.S.C. § 102(e) as being anticipated by U.S. Patent No. 6,500,715 to Matsuzaki et al. (hereinafter "Matsuzaki").

Regarding these claims, the Examiner states that Matsuzaki discloses a circuit arrangement (See Figure 14) comprising a flip flop (LH1 details shown in figure 8) having a plurality of storage transistors with a threshold voltage of a first value (high threshold); a first power switch transistor (MN1) having a second threshold voltage (high threshold), wherein an application of a predetermined electrical potential (CS) to the first power switch transistor gate terminal brings the circuit arrangement to an operating state (standby mode) in which if at least one supply voltage is switched off, electric charge carriers (leakage current) contained in the circuit arrangement are prevented from discharging from the circuit arrangement; and a plurality of switching transistors (TP1-TP3, TN1-TN3), having a threshold voltage of a third value, provided between the flip flop and the first power switch transistor, for coupling the flip flop input signal (IN) into the flip flop, wherein the magnitude of the first and/or second value is greater than the magnitude of the third value (high threshold voltage is larger than the low threshold voltage).

Applicants have amended the claims to depend from claim 29 and rendered the above rejection to Matsuzaki moot.

Claims 39-42 stand rejected under 35 U.S.C. § 103(a) as being unpatentable for obviousness over Horiguchi or Matsuzaki in view of U.S. Patent No. 6,794,914 to Sani et al. (hereinafter "Sani").

CONCLUSION


In view of the above amendments and remarks, it is believed that claims 25-37 and 39-51 are in condition for allowance and it is respectfully requested that the application be reconsidered and that all pending claims be allowed and the case passed to issue.

If there are any other issues remaining which the Examiner believes could be resolved through either, a Supplemental Response or an Examiner's Amendment, the Examiner is respectfully requested to contact the undersigned at the telephone number indicated below.

Dated: May 12, 2005

Respectfully submitted,

By


James N. Tuozzo

Registration No.: 53,706

DARBY & DARBY P.C.

P.O. Box 5257

New York, New York 10150-5257

(212) 527-7700

(212) 753-6237 (Fax)

Agent For Applicants

Amendments to the Drawings

The replacement drawing sheets, which are presented in Attachment A, include changes to Figures 6 and 8. Specifically, changes were made to show transistor 602 as a pMOS field effect transistor as described in page 30, line 21 and claimed in claim 32. Additionally, Applicants have added figure 12 illustrating, in block diagram format, a common power switch transistor provided for the flip flop and for at least one additional flip flop. Support for FIG. 12 can be found in the specification page 10, lines 5-10 and page 24, lines 11-13.

Attachment A: Replacement Drawing Sheets